

A Preview of The 21st Century Semiconductor Technology Short Course

A totally new Semiconductor Technology Short Course and Handbook has been developed to maximize your productivity by:

making it easier to develop a much better understanding of how devices work and how they are built and how all the pieces fit together


providing you with the most complete, up-to-date, real-world information you need to meet the challenges facing today's rapidly changing semiconductor industry

Picking the right course is important. To help you appreciate our course, the following pages provide an extended overview of the material typically presented. All of this material is in the Handbook. We invite comparison with any other course.

Course participants also receive our 600+ page Semiconductor Technology Handbook and the companion CDROM which provides a full-color copy of the Handbook and all of the slides presented in the course. The Handbook/CDROM is also sold separately.

For information on upcoming courses contact SemiTracks at www.semitracks.com.

The First Integrated Circuit



Jack Kilby, Texas Instruments

Note that external wires are

21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

Industry Experts Are Raising Serious Concerns About The Next Decade

"No known solutions...the most difficult challenge the semiconductor industry has ever faced."

"In the next 5-10 years, we expect more chip manufacturing changes than in the previous forty years."

What's Up From SEMI

[The experts predict] will hit a wall in the next 10 years ending Moore's Law and rocking semiconductor industry from foundations."


Tom Murphy, Electronic News

Introduction-16

Moore's Law Cycle

Every 2– 3 Years:

- Double Performance
- Double Transistors/Chip (Original Moore's Law)
- Halve Cost/Transistor



Growing Investment

- Fab (+25%/year)
- R&D

Increasing


- Sales (+15%/year)
- Profits

21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

Introduction-14


INTRODUCTION: You will learn the history of Integrated Circuits, the "Moore's Law Cycle" that drives the industry forward and the future challenges facing the industry.

Annual Semiconductor Sales: *Periods of (mostly) Boom and (some) Bust*




21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

The Changing Mix of Improvements That Results in Lowered Cost/Transistor



Economics 18

Time Is Money



- The price of a given chip can fall rapidly with time
- The cost/hour of running a fab is increasing
- Have to halve the cost per transistor every 2-3 years

21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin - 4/30/00


Economics 8

ECONOMICS: *You will learn about the all important economic factors that shape the direction of the semiconductor industry.*

Two Types of Transistors: Voltage Controlled & Current Controlled

**Field Effect
(MOS) Transistor**

Gate Voltage



*MOS are the most widely used be
Bipolar transistors are used in ni*

21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

**Bipolar
Transistor**

Base Current

Overview of Processing: *Unit Processes to Process Modules to Technology*

Unit Processes

Cleaning

Deposition

Modules

Wells

Isolation

Gate Stack

Technology


Wells
Isolation
Gate Stack
Source/Drain
Contact
Metalization
Metalization
Metalization
Metalization
Passivation

Tech Overview-30


“Only Two Things” Are Required For a Transistor Current

1. Mobile Charges

**2. Average Motion of Those
Charges In One Direction**



- A Gate Voltage, $V_G > V_{\text{THRESHOLD}}$ creates a surface layer of mobile charges (“inversion”)




- Drain Voltage produces an electric field which moves electrons from source to drain

21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

Tech Overview-18

TECHNOLOGY OVERVIEW You will get a review of background material and then receive an overview of how transistors work and how they are built. This section will help you to put the detailed material that follows into perspective.


Electrons and Holes



- Electrons in conduction band
- The vacancy created by a missing electron in the valence band can be considered a hole, which moves in the valence band – use the symbol e^- or p^+ to represent

21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin


Electron Mobility Is Higher Than Hole Mobility



channel is lower

Semiconductors 30

We Can Increase The Conduction Band Electrons By Doping The Lattice With a Donor Atom




- Phosphorous has 5 valence electrons
- Only 4 are needed for covalent bonding
- The 5th. electron is very loosely bound and can easily go into the conduction band
- This leaves behind a positively charged phosphorous ion
- Phosphorous is called a “donor” material
- Resulting material is n type (because of excess electrons)

21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

Semiconductors 14


SEMICONDUCTOR BASICS You will learn the basic of semiconductors including bands, electrons and holes, how to change electron and hole concentrations by doping and how to produce currents in semiconductors (drift and diffusion).

The MOS Transistor Consists of a MOS Capacitor and Two Diodes



21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin


MOS Capacitor: Gate and Silicon Charges



amount of positive charge on
the inversion layer
ions in depletion layer

Diodes & Capacitors 15

The PN Junction With No External Bias




21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

Diodes & Capacitors 6

DIODES AND MOS CAPACITORS You will understand what happens when a pn junction is formed and the effects of external biases on depletion regions and currents. You will know the basic operation of the MOS capacitor, how inversion layers form and the factors that influence threshold voltage.


Estimating Currents: Low V_D - Linear Region




- Above threshold, behaves like a simple capacitor
 - $Q_{CH} \sim C_{OX} (V_G - V_{TH})$
- Average field across the channel

21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

Small Changes In Threshold Make Very Large Changes In Leakage Currents



V_G Produces The Mobile Carriers and V_D Makes Them Move From Source to Drain



- Gate Voltage Produced Vertical Electric Field
- $V_G > V_{TH}$ creates a surface inversion layer of mobile charges
- Drain Voltage Produced Horizontal Electric Field
- Goes from drain to source
- Causes drain current

21st Century CMOS: Quick Start
© 2000, Dr. Ted Dellin -

Ideal Transistors 6

$V, I_D(V_D=0) = 10,000\text{pA}$ (Calculated)

$V, I_D(V_D=0) = 100\text{pA}$

$V, I_D(V_D=0) = 1\text{pA}$ (Calculated)

1.5 2.1 2.7

Ideal Transistors 27

IDEAL TRANSISTOR Our unique “Only Two Things” approach will let you understand how transistors really work. You will understand the linear, saturation and subthreshold leakage modes of transistor operation.


Two Scaling Scenarios: High Performance and Low Power

- **Optimizing for high performance**
 - higher V_{dd}
 - and/or lower V_{th}
- Performance increases because saturation current increases $\sim (V_{dd} - V_{th})^n$
 - higher “gate overdrive”
- However
 - higher V_{dd} - higher active and standby power
 - lower V_{th} - higher standby power


21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

- **Optimizing for low power**
 - lower V_{dd}
 - and/or higher V_{th}
- Less performance increases because

Relative Scaling of Key Integrated Circuit Attributes



The Silicon Revolution Is Driven By The Benefits of Scaling Down




21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin - 4/30/00

Scaling 6


SCALING You'll understand how transistors get better with scaling and the different scaling approaches used for optimizing performance and for low power.

The “Short Channel” Effect Causes Threshold Voltages to Fall



21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

Very Large Direct Tunneling Currents Are Possible When Gate Insulator Is Too Thin



- Large barrier for electron tunneling
- Finite, but very small, silicon-to-gate current
 - Called Fowler Nordheim injection
- Thinner oxide
- Smaller barrier
- Tunnel directly from silicon to gate
- Much larger currents
 - Currents grow exponentially larger as barrier is reduced

Non-Ideal Effects 14


Deep Submicron Scaling: *Device Physics Challenges*

Factors That Do Not Scale

- Subthreshold leakage
- Resistivity of materials
- Cross talk

Short Channel Effects

- Threshold rolloff
- Increased leakage
- Punchthrough



High Field Effects

- Velocity saturation
- Gate induced drain leakage
- Reliability

Thin Gate Effects


- Tunneling
- Poly depletion
- B penetration

21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

Non-Ideal Effects 3

NONIDEAL EFFECTS You'll have an introduction, in easy-to-understand terms, of the non-ideal effects in transistors including the short channel effect, tunneling through the gate insulator and velocity saturation.

Interconnect Is Becoming Increasingly Important in Determining Delay Time




21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

Crosstalk Between Adjacent Interconnect Lines Is a Growing Concern

A Normal Pulse on the "Aggressor" Line

Can Induce a Parasitic Pulse on "Victim" Line

There Are Parasitic Elements Associated With Transistors and Interconnections (Metal)



21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin


Parasitics3

(C_v)
(width) of lines
packing density
vertical capacitance

Parasitics13

PARASITICS You'll understand the growing problems with parasitic resistances and capacitances and how to manage them.

Performance, Power, Reliability and Specifications Are Being Traded Off



“[Power, performance and reliability] are being optimized simultaneously, so there needs to be a balance of three constraints”


21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

Selecting Chip (V_{dd}) and Threshold (V_{th}) Voltages for Performance Or Low Power

1980s 1990s 2000s

High Performance
-Higher V_{dd}

We Are Faced With Tradeoffs When Choosing Chip and Threshold Voltage



21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

Tradeoffs 10

Tradeoffs 12

TRADEOFFS You'll understand that tradeoffs are required to develop technologies focusing on the all-important power versus performance tradeoff.

What Do We Want From: The Starting Silicon Wafer?

- **Single crystal of Silicon**
 - Electrical properties depend on crystalline nature
- **Thin top region (Front side Active Region)**
 - Free of defects that build the transition region
 - Low level of intentional impurities to precisely tailor the device
- **Thick bulk of the wafer (Backside Polysilicon)**
 - High level of intentional impurities inhibits unwanted carrier injection
 - Ability to trap defects in the active region ("intrinsic gettering")


21st Century Semiconductor Technology
© 2000-01, Dr. Ted Dellin

Intrinsic and Extrinsic Gettering

INTRINSIC GETTERING

Impurity decorating oxygen


Front side Active Region



INTRINSIC GETTERING

Starting Materials 28

Czochralski (CZ) Crystal Growing



- **Start with molten silicon in a SiO_2 crucible**
 - Add desired impurities to the melt
- **Withdraw a rotating seed crystal**
 - More rapidly at first to form thin neck region that traps imperfections
 - Followed by a slower pull which produces a larger diameter wafer

21st Century Semiconductor Technology 2nd Edition
© 2000-01, Dr. Ted Dellin

Starting Materials 14

STARTING MATERIAL. You'll learn how silicon wafers are manufactured.

Importance of Cleans


- Particles and contaminants
 - Can “kill” an integrated circuit
 - Newer technologies are sensitive to smaller
 - Are present in
 - Are generated
 - Are generated
- Cleans are used
 - Different types
 - e.g., clean
- Also critical
 - Laminar flow
 - Ultrapure water
 - Equipment design
 - Eliminate human

21st Century Semiconductor
© 2000-01, Dr. Ted Dellin

Common Cleans

- Front End of Line

Yield Decreases Rapidly As the Defect Density Increases



21st Century Semiconductor Technology 2nd Edition
© 2000-01, Dr. Ted Dellin

Cleaning 4


aggressive cleans
(SC1) and (SC2)
 $H_2O + H_2O_2 + NH_4OH$
($H_2O + HCl + H_2O_2$)
(4)

aggressive acids and

Cleaning 13

CLEANING You'll learn about the processes used to clean wafers.

Photo Lithography Process Flow



21st Century Semiconductor Technology
© 2000-01, Dr. Ted Dellin

Techniques for Enhancing Lithography: Mitigating The Effects of Diffraction

Optical Proximity Correction

Ordinary

Wavefront Engineering

- Enhance the high spatial frequency component of the illumination
- Phase Shifting
- Off-axis illumination

Optical Proximity Correction (OPC)

- modify mask to compensate for distortion in processed image


result: can print features at or slightly below the wave length of the light

- minimum channel lengths approaching 1/2 litho wavelength

Lithography 45

Pattern Definition Using Positive Photoresist

1. Coat With Photoresist
2. Expose Through Mask
3. Develop (Dissolve Exposed Resist)
4. Use Resist As An Etch Mask (Alternative: Use as Implant Mask)
5. Strip Photoresist




21st Century Semiconductor Technology
© 2000-01, Dr. Ted Dellin

Lithography 26


LITHOGRAPHY. You'll learn the basics of lithography including advanced techniques for extending resolution.

Diagram of CMP Process




21st Century Semiconductor Technology
© 2000

Internal Tool Layout Example




edfam-IPEC

Process Factors Related to Patterns




21st Century Semiconductor Technology
© 2000

PLANARIZATION. You'll learn about the processes used to planarize wafers, especially Chemical Mechanical Polishing (CMP).




DIFFUSION AND IMPLANTATION. You'll learn the processes that are used to introduce dopants into the silicon wafer.

Etch Selectivity: *Etch What You Want Don't Etch What You Don't Want To*



21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

Etching High Aspect Ratio Features Using Sidewall Polymer Formation




- The chemistry of the etchant is adjusted such a polymer will form on the sidewalls
- Polymer prevents sidewall etching leading to highly anisotropic etching

Etching 9

Wet and Dry Etching

WET


- Isotropic
- Good Selectivity
- Environmental Issues



DRY


1. PLASMA ETCH

- Isotropic
- Fair Selectivity



2. SPUTTERING

- Anisotropic
- Poor Selectivity



3. REACTIVE ION ETCHING


- Controlled Anisotropy - Better Selectivity

21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

ETCHING. You'll become aware of wet and dry etching and the damascene process.


Filament and Electron Beam Evaporation

Filament Evaporation



21st Century Semiconductor Technology
© 2000.


Electron Beam Evaporation



Conformal (CVD) vs. Nonconformal (PVD) Deposition


CVD
Conformal Coating

PVD
Nonconformal Coating



Semiconductors 27

Copper Electroplating System Diagram



21st Century Semiconductor Technology
© 2000.


FILM DEPOSITION. You'll know the main ways of depositing thin films including CVD, PVD and electroplating.

Attributes Of The Different Ways To Deposit Thin Films

Method	Type	Consume Si?	Conformal Coating?	Temperature
Reaction with Si Wafer	Chemical Reaction	Yes	Yes	High
Physical Vapor Deposition (PVD)	Physical Deposition	No	No	Low
Chemical Vapor Deposition (CVD) Plasma CVD (PECVD)	Chemical Reaction			
Electroplating From Solution	Chemical Reaction			
Spin-on Films	Physical Deposition			

21st Century Semiconductor Technology 2
© 2000-01, Dr. Ted Dellinn

Deal-Grove Oxidation Model




- Easy for O to diffuse through thin oxide
- Oxidation limited by reaction with Si
- Linear growth

- Oxidation limited by diffusion through thicker oxide
- Parabolic growth

Oxidation 8

Oxide Forms Under Edges of Nitride Mask ("Bird's Beak")




21st Century Semiconductor Technology 2nd Edition
© 2000-01, Drs. Ted Dellin & Dan Barton

Oxidation 20

OXIDATION. You'll learn about thermal oxidation of silicon.


History of The Source and Drain: 4. Shallow Source/Drain Extension




21st Century CMOS: Quick Start
© 2000, Dr. Ted Dellin

- In the 1990s
 - Less of a concern for hot carrier degradation as supply voltage decrease

Evolution of CMOS Technology: 0.50 μ m to 0.18 μ m (1999) to 0.10 μ m (2005)



Schematic of Cu Interconnect




- Cu has lower resistivity than Al
 - Faster circuits
- But, Copper must be prevented from diffusing
 - Shorts, junction leakage, transistor instabilities
 - Line bottoms and sides with barrier metal
 - Use nitride cap
 - Use W, not Cu, for first level interconnect

21st Century CMOS: Quick Start
© 2000, Dr. Ted Dellin

Process Integration 52


PROCESS INTEGRATION You'll learn how the unit processes are integrated into the Front End of Line (Isolation, Wells, Gate Stack & Source/Drain) and Back End of Line (Contact, Metalization, Passivation) process modules. For each module you'll know how the modules changed over time and what are the pros and cons of the various alternatives.

Representative 0.18 Micron Transistor Technology



21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin


0.18 Micron Technology Interconnect



- ~6 layers of interconnect
- Aspect ratio (H/W) ~ 2
 - high density, lower resistivity
- Lower layers are local interconnect
- Upper layers are global interconnect
- Thicker and wider lines are Al or Cu with TiN barrier layers
- Plugs
- Lower K interlevel dielectric to reduce C
- Reduce speed & crosstalk

0.18µm Technology-33

SEM Cross Section of 3 Level Metal, Twin Well, 0.18µm CMOS



©2000, Training Solutions


21st Century CMOS: Quick Start
© 2000, Dr. Ted Dellin -

0.18µm Technology-34

STATE OF THE ART 0.18 MICRON TECHNOLOGY. You'll learn about a complete, state-of-the-art 0.18 micron technology flow from step-by-step diagrams and from actual scanning electron microscope pictures. .

21st Century Semiconductor Technology Short Course Preview 21
©Dr. Ted Dellin, 2000-2001, dellin@ieee.org

Silicon on Insulator



- Starting to see increased use of SOI
- Advantages**
 - reduces source/drain capacitance (speed)

- IBM reported a 150nm buried oxide for their high performance 0.18 μ m technology (Leobandung et. Al., 99 IEDM)

21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

From late 90's to late 00's We Could Change Almost All of The IC Materials

Circa late 1990s

Circa late 2000s

Advanced Technology Options: Potential Benefits

Technology Change	Performance	Power	Reliability	Parasitic Resistance		Parasitic Capacitance	
				Transistor	Interconnect	Transistor	Interconnect
Cu	■		■		■		
Low K interlevel	■						■
High K gate diel.		■	□				
Metal gate	■	□		■ (G)			
Raised S/D	■			■ (SD)			
Si/Ge Channel	■						
SOI	■	■	■ (SEU)			■	
Dual Gate		■					
Low Temperature	■	■	■				
Dual Threshold	■	■					
Optical Interconnect	■				■		■

Metal(s) (TBD)
High K (TBD)
Cu (followed by optical?)
Low K (organic, aerogel)
SiGe
Silicon on Insulator
High K (ferroelectric?)

historic exponential
equivalent Scaling"

Technology Trends 13

FUTURE TECHNOLOGY CHALLENGES You'll learn about the potential solutions to meet the challenges facing current and future generations of technology.

Now A Third Scaling Scenario Is Emerging: *Optimized for Integration of Multiple Technologies*

1980s

1990s

2000s

High
Performance




Power

Many companies are looking for
technology limits and without r

21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

The Role of Equipment Suppliers Is Expanding




ed By
cturer

2000

ost, Applied Materials, 1998 IRW

Industry Trends 10

The 1999 Roadmap Added Systems On a Chip Including MEMS, Sensors & Opto



21st Century Semiconductor Technology
© 2000, Dr. Ted Dellin

Industry Trends 13

INDUSTRY RESPONSE TO CHALLENGES You'll learn how the industry is changing to meet the future economic and technical challenges.