

Exercises "Electronic Materials"

#9

Exercise 9: Scaling of microprocessors




Fig. 1: (a) Basic approach to wiring delays: U_{ext} is the signal which is imposed on the wire to switch a transistor on the other end of the line. The wires have a resistance R and are surrounded by a dielectric leading to a capacitance C . $U'(t)$ is the voltage which is available at a consumer, e.g. a transistor gate. (b) "Standard" RC delay equivalent circuit. (c) Interconnect lines and resulting capacitances and resistances: C_S = capacitance wire/substrate, C_I = capacitance wire/wire.

RC-delay: **Fig. 1a** sketches the cross section of an interconnect wire separated from a grounded substrate by a dielectric.

- Describe qualitatively the transient of U' when the U_{ext} changes from 0 V to 1.5 V.
- Describe the transient of U' when U_{ext} is switched off again.
- Why is the delay $\tau = 0.89 RC$ in **Fig. 1a** not completely equivalent to the delay of the circuit in **b**) ($\tau = RC$)?
- Derive the resistance R for one of the wires (resistivity ρ) shown in **Fig. 1c**.
- Derive the total capacitance C for one wire.
- Give a total formula for the delay (also keep the 0.89 from **c**) in mind!).

In 1997, the SIA roadmap gives the following values for interconnects: $\rho = 3.3 \mu\Omega\text{cm}$, $\epsilon_{\text{diel}} = 3.5$. For the following calculations: Min. feature size = $F_{\min} = L_S = W = H = x_{ox} = 250 \text{ nm}$. The (maximum) length for a global interconnect is approximated by $L = L_{\max} = \sqrt{A}$ for a chip size $A = 300 \text{ mm}^2$.

- Update your τ formula from **f**) and calculate the delay τ . Is this critical for a chip with $f = 200 \text{ MHz}$? Why was it nevertheless possible to have 200 MHz chips?
- What has most likely been used as metal and as dielectric?

In 2005, the ITRS roadmap gives $F_{\min} = L_S = W = H = x_{\text{ox}} = 80 \text{ nm}$, and the length of a local interconnect spans max. 40 transistors, i.e. $L_{\text{max}} = 40 * 2 * 80 \text{ nm} = 6.4 \text{ }\mu\text{m}$.

- i) Calculate τ_{new} for a local interconnect and the switching period duration for an $f_{\text{new}} = 4 \text{ GHz}$ chip. Are there critical problems arising yet?

To make interconnects faster, the new metal of choice is copper ($\rho_{\text{Cu}} = 2.2 \text{ }\mu\Omega\text{cm}$) combined with a low-k dielectric with $\epsilon_{\text{ox}} = 2.8$.

- j) What is benefit for τ ? How many ITRS – generations (every 2 “generations” mean a $\frac{1}{2} \tau$) did the change to the copper/low-k system bring?